

# TUTORIALS

BIREN N. AGARWALA, CHAIR

---

# international reliability physics symposium

THE FAIRMONT HOTEL  
SAN JOSE, CALIFORNIA  
MONDAY, APRIL 11, 1994

# TABLE OF CONTENTS

Topic 1.	<b>FLIP-CHIP INTERCONNECTIONS</b>	
	<i>Karl Puttlitz, Sr., Paul Totta, IBM, Hopewell Junction, NY</i> .....	1
Topic 2.	<b>THIN-FILM ELECTROMIGRATION</b>	
	<i>Anthony Oates, AT&amp;T Bell Laboratories, Allentown, PA</i> .....	2
Topic 3.	<b>PHOTON, ELECTRON, ION AND SCANNING PROBES FOR ADVANCED SEMICONDUCTOR ANALYSES</b>	
	<i>Robert Hance, Rama Hedge, Vidya Kaushik, Charles Miller, Ronald Pyle, Motorola, Austin, TX</i> .....	3
Topic 4.	<b>RELIABILITY/PROCESSING CHALLENGES FOR ULSI DEVICES</b>	
	<i>Tak Ning, IBM Research Div., Yorktown Heights, NY</i> .....	4a
	<i>Dave Burnett, Motorola, Austin, TX</i> .....	4b
Topic 5.	<b>PLASTIC PACKAGES — DESIGN AND RELIABILITY</b>	
	<i>Luu Nguyen, National Semiconductor, Santa Clara, CA</i> .....	5a
	<i>Billy Livesay, Livesay Scientific Services, Roswell, GA</i> .....	5b
Topic 6.	<b>RELIABILITY ASPECTS OF OPTICAL FIBRE SYSTEM AND NETWORKS</b>	
	<i>Peter Cochrane, David Heatley, BT Laboratories, Ipswich, UK</i> .....	6
Topic 7.	<b>INTEGRATED CIRCUIT DAMAGE DUE TO ELECTRICAL STRESS</b>	
	<i>Charvaka Duvvury, Texas Instruments, Dallas, TX</i> .....	7a
	<i>Chenming Hu, UC at Berkeley, Berkeley, CA</i> .....	7b
	<i>Graham Hills, Applied Materials, Santa Clara, CA</i> .....	7c
Topic 8.	<b>RELIABILITY/PROCESSING CHALLENGES FOR ULSI METALLIZATION</b>	
	<i>Joe McPherson, Texas Instruments, Dallas, TX</i> .....	8