

# Monday 2004 Tutorials

Future CMOS	Gate Dielectrics	Low k/Cu Interconnects	RF/MMIC Reliability	Failure Analysis
<p>201. Trends and Challenges in Device Scaling and Circuit Design D. Cox, IBM</p>	<p>211. Gate Oxide Reliability Methodology and Models R. Vollerston, Infineon</p>	<p>221. Low k/Cu Integration G. Dixit Applied Materials</p>	<p>231. Microwave/RF MMIC Rel. Physics and Test Methods J. Scarpulla Aerospace Corp.</p>	<p>241. Failure Analysis: Current Processes and Future Needs L. Wagner Texas Instruments</p>
<p>202. Future Direction &amp; Challenges for Flash Memory Scaling G. Atwood/S. Lai Intel</p>	<p>212. Oxide BD in CMOS Devices and Circuits J. Stathis, IBM</p>	<p>222. Planarization for Cu/Low k Interconnects W.-Y. Hsu Applied Materials</p>	<p>232. MMIC Manufact. and Packaging Rel. Issues W. Roesch TriQuint</p>	<p>242. Failure Site Isolation Methods E. Cole Sandia Nat'l Labs &amp; D. Vallett IBM Technology</p>
<p>203. Reinventing CMOS: Physics, Reliability, and the Roadmap T. Dellin Sandia National Laboratory</p>	<p>213. Multiple-BD Statistics &amp; Post-BD Rel. Methodology J. Sune, U. Auto. Barcelona &amp; E. Wu, IBM Microelectronics</p>	<p>223. Electromigration Reliability of Cu/Low k Interconnects P. Ho U.T. at Austin</p>	<p>233. SiGe &amp; Si Base RF Technologies; Device Models &amp; Characterization, Circuit &amp; System Applications &amp; Reliability Issues W. Abadeer, J. Walko, T. Bonaccio IBM Microelectronics</p>	
	<p>214. Rel. Issues on High-k Gate Diel. – What is Different from SiO<sub>2</sub> H. Satake et al. Toshiba</p>	<p>224. Via Stress Migration and Via Voiding G. Alers Novellus</p>	<p>234. HBT Reliability: Comp. SiGe, and III-V Heterojunction Bipolar Transistor Reliability F. Guarin IBM Microelectronics</p>	