

Topic 211.	VARIATION IMPACTS ON CIRCUIT DESIGN AND ANALYTICAL TECHNIQUES FOR OPTIMIZATION <i>Norman Rohrer, IBM (211.1-??)</i>	211
Topic 212.	CIRCUIT RELIABILITY <i>James H. Stathis, IBM (212.1-??)</i>	212
Topic 213.	RELIABILITY MODELING AND SIMULATION FOR SUB 45nm DESIGN <i>Yu (Kevin) Cao, Arizona State University (213.1-??)</i>	213
Topic 221.	PHYSICAL MECHANISMS AND MODELING OF FLASH AND POST-FLASH RELIABILITY <i>Daniele Ielmini, Politecnico di Milano (221.1-??)</i>	221
Topic 222.	FLASH MEMORY RELIABILITY AND ITS MANAGEMENT FROM SYSTEM PERSPECTIVE <i>Young-Joon Choi, Samsung (222.1-??)</i>	222
Topic 223.	LOGIC SER CHARACTERIZATION <i>Ziaowei (Vivian) Zho, TI (223.1-??)</i>	223
Topic 231.	RELIABILITY CHALLENGES OF HIGH-K AND METAL GATE TRANSISTOR TECHNOLOGY <i>Sanwoo Pae, Intel (231.1-??)</i>	231
Topic 232.	IMPACT OF BACK-END ON CIRCUIT RELIABILITY <i>Tony Oates, TSMC (232.1-??)</i>	232
Topic 233.	ELECTRICALLY PROGRAMMED FUSE ELEMENT: DESIGN, CHARACTERIZATION, INTEGRATION, RELIABILITY AND APPLICATIONS <i>William Tonti, IBM (233.1-??)</i>	233
Topic 241.	PLASMA PROCESS INDUCED DAMAGE <i>Kin P. Cheung, NIST (241.1-??)</i>	241
Topic 242.	WAFER LEVEL RELIABILITY —CHALLENGES OF FAST WAFER LEVEL RELIABILITY (WLR) MONITORING <i>Andreas Martin, Infineon Technologies (242.1-??)</i>	242